

AMENDMENTS TO THE SPECIFICATION:

Page 1, amend Title as:

CONSOLE CHIP AND ~~ONE-BUS~~ SINGLE MEMORY BUS SYSTEM

Page 1, amend paragraph [0003] as:

[0003] FIG. 1 shows a conventional two-bus system, including a CPU/Sound/Graphic unit [[1]] 11, a program and sound memory [[2]] 12, a graphic memory [[3]] 13, a TV/LCD signal unit [[4]] 14, a program and sound bus [[5]] 15, and a graphic bus [[6]] 16. CPU/Sound/Graphic unit [[1]] 11 communicates with program and sound memory [[2]] 12 through program and sound bus [[5]] 15, while with graphic memory [[3]] 13 through graphic memory [[6]] 16. After ~~processed or~~ processing, the displayed data are then sent to TV/LCD signal unit [[4]] 14, and separated into video output, and audio outputs.

Page 2, amend paragraph [0004] as:

[0004] Conventional structure of two-bus multi-media computer systems [[have]] has several shortcomings due to having two buses. As the CPU/Sound/Graphic unit [[1]] 11 can only communicate with a memory at one time, the two buses must be synchronized in communicating with CPU/Sound/Graphic unit [[1]] 11. The synchronization adds extra overhead to CPU/Sound Graphic unit [[1]] 11 and wastes precious processing cycles. Further more, the circuit complexity of CPU/Sound/Graphic unit 11 increases ~~+increase~~ because it also [[need]] needs extra circuit to perform the synchronization.

Page 2, amend paragraph [0005] as:

[0005] The object of the present invention is to provide a ~~one-bus~~ computer system with a single memory bus so that the CPU performance can be improved by avoid wasting precious CPU cycles on bus synchronization, and waiting for ~~[[slow]]~~ memory with lower speed.

Page 2, amend paragraph [0006] as:

[0006] Another object of the present invention is to provide a ~~one-bus~~ computer system with a single memory bus so that the circuit complexity of CPU can be reduced due to the elimination of bus synchronization task, which, in turn, ~~will reduce~~ reduces the number of the ~~pins~~ pin number required.

Page 3, amend paragraph [0011] as:

[0011] FIG. 2 shows a schematic view of a ~~one-bus~~ single memory bus computer system for the present invention.

Page 3, amend paragraph [0012] as:

[0012] FIG. 3 shows a detailed block diagram of a ~~one-bus~~ single memory bus computer system of the present invention.

Page 4, amend paragraph [0015] as:

[0015] As shown in FIG. 2, the present invention of a ~~one-bus~~ single memory bus multi-media computer system comprises a CPU/Sound/Graphic unit 21 connected to a program and sound bus 25 and a graphic bus 26, a bus arbitrator 22 connected to program and sound bus 25 and graphic bus 26 on one side, and ~~one-bus~~ single memory bus 27 on

the other side, a program and sound and graphic memory 23 connected to ~~one-bus~~ single memory bus 27, and a TV/LCD signal unit 24 for outputting audio and video signals. CPU/Sound/Graphic unit 21 requests ~~the~~ the program and sound and graphic memory 23 by memory addresses, processes data returned from program and sound and graphic memory 23, and sends the signals to TV/LCD signal unit 24 for outputting. Bus arbitrator 22 sits between CPU/Sound/Graphic 21 and program and sound and graphic memory 23 to arbitrate the memory requests from CPU/Sound/Graphic unit 21 to program and sound and graphic memory 23. Program and sound memory 12 and graphic memory 13 of FIG. 1 are consolidated into a program and sound and graphic memory 23, which communicates with CPU/Sound/Graphic unit 21 through a bus arbitrator 22 with a single memory bus 27. The addition of bus-arbitrator 22 can relieve CPU/Sound/Graphic unit 21 from performing bus synchronization and waiting for the slow memory to catch up.

Pages 4-5, amend paragraph [0016] as:

[0016] FIG. 3 shows a detailed block diagram of a computer system of the present invention. As shown in FIG. 3, the system includes a CPU 32, a sound unit 33, a graphic unit 34, and internal program memory 31, an internal video memory 35, a bus-arbitrator 22, and an external memory 37. Internal program memory 31 receives a memory request address from address bus 31a and exchanges the data for that memory address with CPU 32 through data bus 31b. CPU 32 also sends CPU address ports information 32a to sound unit 33, and relays ~~[[PCU]]~~ CPU address ports information 33a to graphic unit 34. All CPU 32, sound unit 33, and graphic unit 34 send memory request addresses to bus

arbitrator 22 through address buses 32b, 33b, and 34c, respectively. The data are exchanged from and to bus arbitrator 22 through data buses 32c, 33c, and 34d, respectively. An additional address bus 34a and data bus 34b are used by graphic unit 34 to communicate with internal video memory 35. Bus arbitrator 22 communicates with an external memory 37 through an address bus 36a and a data bus 36b. The ~~output~~ outputs from sound unit 33 are audio1 and audio2 streams, and graphic unit 34 outputs video stream.

Page 5, amend paragraph [0017] as:

[0017] Basically, bus arbitrator 22 arbitrates the bus accessibility with the rule that a memory request to a faster memory is given a higher priority to access the bus without the pre-emptive capability. Hence, when the bus is available and two or more memories request to use the bus, the request to the memory having the fastest speed is given the highest priority, and the others will wait [[unit]] for their respective turn to access the memory. On the other hand, when the bus is unavailable and two or more memories request to use the bus, all the requests for the bus accessing are given a priority based on their memory speed, and wait [[unit]] for their respective turn. The memory currently accessing the bus will finish the use of bus regardless of its memory speed.

Pages 5-6, amend paragraph [0018] as:

[0018] FIG. 4 shows a block diagram of the sound unit of the system of the present invention. As shown in FIG. 4, the sound unit includes four rhythm channels 42, 43, 44, 45, two low frequency channels 46, 47, two noise channels 48, 49, a built-in DM 50, and a built-in PCM 51. CPU address ports 41 provide signals for controlling the operation of

the sound unit. The sound unit also includes two independent outputs that are a first audio and a second audio.

Page 6, amend paragraph [0019] as:

[0019] FIG. 5 shows a block diagram of the bus arbitrator of the present invention. As shown in FIG. 5, the bus arbitrator includes an address bus multiplexer 61 and a first data register 62. Address bus multiplexer 61 takes two inputs, a first bus address 61a and a second bus address 61b, and multiplex to generate an output, ~~one-bus address 61c~~ address 61c. In the embodiment, the first bus 61a is a low frequency program and sound system bus, and the second bus 61b is a high frequency video bus. The data from one-bus, called one-bus data 62c, can be either temporarily stored in the first data register 62 or directly outputted to a second data bus. The operation of address bus multiplexer 61 and the first data register 62 is controlled by a bus control signal, second bus signal OEB. When the second bus signal OEB is low, the address bus multiplexer takes the second bus address 61b and outputs ~~one-bus address 61c~~ address 61c. At the same time, the first data register 62 stores the one-bus data 62c and outputs a first bus data 62a. On the other hand, when the second bus signal OEB is high, it is the accessing cycle for the first bus until the second bus signal OEB becomes low. During the accessing cycle of the first bus, one-bus data is transported to the first bus data. The video system gets a second bus data 62b before the second bus signal OEB transits from low to high.